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ABSTRACT 
             This project presents the implementation of 64x64 multi-port 
dynamically configured SRAM in VHDL (VHSIC hardware description 
language). It employs isolation nodes and dynamic memory 
partitioning algorithm to facilitate simultaneous multi-port accesses 
without duplicating bit-lines. VHDL test-bench is developed to verify 
the functionality of the dynamically configured memory. Results 
demonstrate that critical memory operations such as “read miss”, 
“write miss” and “write bypass” can be performed using newly 
proposed low power, area efficient dynamically configured memory. 
 
INTRODUCTION 
           As on-chip cache size has increased considerably in recent 
high-performance microprocessor technologies, power dissipation 
and leakage current in SRAM have become critical. Sub-threshold 
leakage current flowing from drain to source, even when the transistor 
is not operating, has become a dominant leakage current in high 
performance microprocessors. In high performance systems, 
employing multi-core technologies, bit line leakage current can 
contribute to as much as 50% of the overall cache memory leakage 
power. The trend of using multi-port cache in modern microprocessor 
technologies has exuberated this further. Here we present the  
architecture of low power area-efficient dynamically configured 
memory in detail. We will further present the VHDL implementation of 
multi-port SRAM and a newly proposed dynamically configured multi-
port SRAM.  
 
SIMULATION RESULTS  
 
 
 
 
 
 
 
 
 
 
 
CLASSICAL SINGLE & MULTI-PORT SRAM. 
 
 
 
 
 
 
 
 
 
 
 
 
Figure 1 and Figure 2 show the classic 6-T and 8-T SRAM cells with 
dedicated word and bit lines. Pre-charging as well as keeping the bit 
lines high, causes significant power dissipation and contributes 
heavily to the total power dissipation. When “0” is stored, transistors 
T1, T5 and T4 dissipate leakage current. When “1” is stored, T2, T3 
and T6 dissipate leakage current.  
Figure 1. A Single Port SRAM Cell Figure 2. A Dual Port SRAM Cell 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Figure 3 and Figure 4 show placement 
of isolation control line (ICL) and 
isolation node on each of the bit lines 
to divide an SRAM block into the upper 
and lower sections, which are to be 
accessed by the upper and lower 
ports, respectively. Dynamic 
partitioning is performed before  
accessing memory cell.  
DYNAMICALLY CONFIGURED MEMROY DESIGN  
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Figure 5. State Diagram for the SRAM Prototype 
State S0 is the reset state for the machine and depending upon the 
addresses being same or different the next set of states is chosen 
where the legal memory operations of Read-Read, Read-Write, 
Write-Read and Write-Write are performed using the appropriate 
enable signals in each of these individual states. A local signal called 
„Address Enable‟ is utilized for switching between the single-port 
SRAM and the same working as a dual-port. Based on the addresses 
being same or different, the „Address Enable‟ signal is asserted and 
the isolation nodes are turned OFF in order to virtually partition the 
memory array which now acts a dual-port memory with one pair of bit 
lines.  
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Bit-line isolation nodes 
Fig 4: A horizontal view of dual-port memory with isolation nodes 
Figure 6 shows the top level VHDL module of the proposed design 
consists of three main sub-modules, ICL (Isolation Control Line) 
Generator, a Controller and the SRAM isolated module. The 
purpose of ICL Generator is to calculate the ICL signals based on 
the two incoming addresses being same or different. The controller 
uses the „Read‟ and „Write‟ signals on the main module in order to 
generate a RWE (Read Write Enable) signal, which in turn controls 
the SRAM isolated module to process the incoming data. 
Figure 7. Same Addresses Figure 8. Different Addresses 
 
CONCLUSION 
Compared with the classic hardwired multi-port memory architecture 
the new DMP facilitates efficient designs reduces the use of silicon 
area largely due to the elimination of additional bit lines. Shorter 
active bit lines also means less latency. The results from the 
implemented VHDL architecture showed that the proposed design 
follows all the legal operations of the conventional memory.  
 
Figure 3. ICL Placement 
Figure 6. RTL View of the Proposed Dynamic Memory 
STATE DIAGRAM FOR THE SRAM PROTOTYPE 
RTL VIEW OF THE PROPOSED DYNAMIC MEMORY 
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